Analog Devices Interview Question

D FF from JK Bit byte Reg Setup violation Synchronous mismatch Latch FF Half case full case in verilog Why gray code is preferred What is X in verilog