Xilinx Interview Question

FSM question and System Verilog code for it