Synopsys Interview Question

How do you verify the memory designed in verilog with test bench?