Siemens Interview Question

How would I verify a FIFO rtl design