Synopsys Interview Question

I was asked to write the RTL code for an asynchronous receiver in Verilog