AMD Interview Question

STA, timing, uvm, system verilog