Arm Interview Question

System Verilog design of a RAM module according to set specification.