Siemens Interview Question

System verilog,uvm,verilog constraints and assertions , about projects