AMD Interview Question

Verilog wrapping counter module with synchronous reset