ASIC Design applicants have rated the interview process at Xilinx with 4 out of 5 (where 5 is the highest level of difficulty) and assessed their interview experience as 100% positive. To compare, the company-average is 63.2% positive. This is according to Glassdoor user ratings.
Common stages of the interview process at Xilinx as a ASIC Design according to 1 Glassdoor interviews include:
Phone interview: 100%
Here are the most commonly searched roles for interview reports -
I applied online. I interviewed at Xilinx (Santa Clara, CA) in Jul 2017
Interview
it was a standard interview process. I was asked many simple logic design questions. Most of them are related to basic logic design skills. Such as implementing a comb logic with MUXs