All the questions related to sv, uvm, verilog
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
Setup and Hold time analysis Counter design Sequence detector Verilog questions
What is the worst negative slack?
how many states are there in 0,0,1,1,1,1,0,0 with homany flip flops are required to synthesize this FSM
Rate your skill out of 10
some technical questions on Verilog , System Verilog and UVM
Given the following packet format, return the index for the first byte of the payload Packet format HDR <6 Byte>, TYPE #0 ~ TYPE #N, Payload TYPE format TYPE <1 Byte> Length <1 Byte> Option < Length Byte> when TYPE value is 'h00. means this is the last TYPE
Write a verilog code to design a up-down counter
SystemVerilog OOP Concepts, UVM Basics
group of 1`b are called?
Viewing 231 - 240 interview questions