Notifications

Are you open to new opportunities?

Upload your resume to increase your chances of getting noticed.

AMD
4.0
Memory Subsystem Architect and Design Engineer
Santa Clara, CA
Best Led Companies
Maintain and update technical documentation, including design documents, user manuals, and technical notes. You possess deep expertise in memory hardware, with……
7d
design engineer jobs in Santa Clara, CA Santa Clara, CA jobs AMD jobs in Santa Clara, CA
AMD salaries
Employee reviews at AMD AMD interview experience Working at AMD
Ayar Labs
4.7
Sr. Staff Engineer, ASIC Design
San Jose, CA
$170K - $223K (Employer provided)
Easy Apply
Working knowledge of the Cadence Virtuoso design environment, schematic entry, layout, and simulation. Contribute to automated design methodologies and flows……
30d+
asic engineer jobs in San Jose, CA San Jose, CA jobs Ayar Labs jobs in San Jose, CA
Ayar Labs salaries asic engineer salaries in San Jose, CA
Employee reviews at Ayar Labs Ayar Labs interview experience Working at Ayar Labs
AMD
4.0
Senior EMC/RFI Design and Test Engineer
Austin, TX
Best Led Companies
Perform design work to meet EMC and RFI requirements on AMD products to include schematic, layout, PCB Stack-up reviews, component placement, substrate layout……
4d
Austin, TX jobs AMD jobs in Austin, TX
AMD salaries
Employee reviews at AMD AMD interview experience Working at AMD
AMD
4.0
Failure Analysis Engineering Manager, GPU ASIC and PCBA Debug
Secaucus, NJ
$104K - $158K (Glassdoor est.)
Best Led Companies
The individual will oversee customer and factory failure investigations for GPU accelerators, help drive failure reproduction and isolation, and work closely……
7d
engineer jobs in Secaucus, NJ Secaucus, NJ jobs AMD jobs in Secaucus, NJ
AMD salaries engineer salaries in Secaucus, NJ
Employee reviews at AMD AMD interview experience Working at AMD
AMD
4.0
SoC/IP Power Analysis and Optimization Engineer
San Jose, CA
$149K - $208K (Glassdoor est.)
Best Led Companies
A successful candidate will have an SoC/ASIC design background, would have participated in several silicon design projects with increasing level of scope/……
30d+
rf engineer jobs in San Jose, CA San Jose, CA jobs AMD jobs in San Jose, CA
AMD salaries rf engineer salaries in San Jose, CA
Employee reviews at AMD AMD interview experience Working at AMD
FluidStack
4.7
Network Engineer, Design & Engineering
San Francisco, CA
$200K - $275K (Employer provided)
You will own the full design problem space: reasoning through topology selection, rack layout implications, power and thermal constraints, cable plant……
30d+
network engineer jobs in San Francisco, CA San Francisco, CA jobs FluidStack jobs in San Francisco, CA
FluidStack salaries network engineer salaries in San Francisco, CA
Employee reviews at FluidStack FluidStack interview experience Working at FluidStack
Architect
1.0
Member of Technical Staff - Compilers
Palo Alto, CA
Easy Apply
Degree: Bachelor's, Master's, or PhD in Computer Science, Computer Engineering, or a closely related field. Implement and own the memory management layer; for……
30d+
Palo Alto, CA jobs Architect jobs in Palo Alto, CA
Architect salaries
Employee reviews at Architect Architect interview experience Working at Architect
FIDUS SYSTEMS
4.3
Account Manager
Massachusetts
Easy Apply
Participate in discovery and technical scoping calls, capturing customer requirements and documenting next steps and actions.…
30d+
account manager jobs in Massachusetts Massachusetts jobs FIDUS SYSTEMS jobs in Massachusetts
FIDUS SYSTEMS salaries
Employee reviews at FIDUS SYSTEMS FIDUS SYSTEMS interview experience Working at FIDUS SYSTEMS
WD
3.7
Senior Technologist, Hardware Development Engineering -
Roseville, CA
$177K - $235K (Employer provided)
Easy Apply
Experience with design for low cost, second-source strategies, and sustained field reliability initiatives. SI design experience: Insertion loss, return loss,……
30d+
technology manager jobs in Roseville, CA Roseville, CA jobs WD jobs in Roseville, CA
WD salaries technology manager salaries in Roseville, CA
Employee reviews at WD WD interview experience Working at WD
AMD
4.0
Director, Hardware Systems Engineering
Santa Clara, CA
$194K - $256K (Glassdoor est.)
Best Led Companies
Communicate technical information to non-technical stakeholders, including project status, technical risks, and design decisions.…
24h
director systems engineer jobs in Santa Clara, CA Santa Clara, CA jobs AMD jobs in Santa Clara, CA
AMD salaries director systems engineer salaries in Santa Clara, CA
Employee reviews at AMD AMD interview experience Working at AMD

AMD

4.0

Memory Subsystem Architect and Design Engineer

Santa Clara, CA

Is your resume a good match?

Use AI to find out how well the skills on your resume fit this job description.

Overview:

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

Responsibilities:

THE ROLE:

This is a leadership role in a dynamic, fast-paced environment focused on advancing cutting-edge network technologies within an AI-driven roadmap. You will lead and architect the memory subsystem of next-generation network hardware.

THE PERSON:

You possess deep expertise in memory hardware, with hands-on experience across recent generations of DDR5 and DDR4 in both design and debug. You will work closely with ASIC architects to evaluate and select memory controller IP/vendors, collaborate with silicon IP providers to optimize controller configurations, and partner with board designers to establish robust PCB trace design guidelines.

KEY RESPONSIBILITIES:

Hardware Architecture and Bring up:

Lead the architecture and bring up of hardware systems and products involving next-gen memory subsystems.

Root Cause Analysis and Corrective Action:

Investigate, hand-on debug and resolve next-gen and legacy memory issues, including root cause analysis and corrective action.
Collaborate with IP and memory suppliers and vendors to resolve hardware-related issues.
Develop and implement corrective actions to prevent future hardware failures.

Design and Implementation of Improvements:

Identify opportunities for hardware improvements, second sourcing, and cost reductions.
Develop and implement test plans to validate hardware improvements.

Documentation and Knowledge Transfer:

Maintain and update technical documentation, including design documents, user manuals, and technical notes.
Collaborate with knowledge management teams to ensure knowledge transfer and retention.

Collaboration and Communication:

Collaborate with stakeholders, including product management, sales, and marketing, to understand customer requirements and market needs.

PREFERRED EXPERIENCE:

Extensive experience in hardware engineering, with a focus on next-generation DDR5/DDR4 memory systems.
Hands-on expertise in hardware troubleshooting, including component-level isolation, root cause analysis, repair, and rework.
Strong foundation in hardware design principles, including circuit design, PCB layout, and system integration.
Proficiency with hardware development tools, including CAD platforms (e.g., Altium, Cadence), simulation tools (e.g., SPICE), and scripting languages such as Python.
Solid understanding of hardware validation and test methodologies, including debugging and failure analysis.
Proficient in using memory test equipment, including logic and protocol analyzers.
Excellent communication and collaboration skills, with the ability to work effectively across cross-functional teams.
Strong analytical and problem-solving skills, with the ability to diagnose complex technical issues and deliver effective solutions.
Demonstrated ability to prioritize tasks, manage multiple projects, and consistently meet deadlines.

ACADEMIC CREDENTIALS:

Prefers MS in Electrical or Computer Engineering

This role is not eligible for visa sponsorship.

#LI-AG1

#LI-HYBRID

Qualifications:

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

See company reviews

Working here doesn’t have to be a secret

4.0

Recommend to a friend
Approve of CEO
CEO: Dr. Lisa Su
2,246 Ratings

AMD

4.0

Memory Subsystem Architect and Design Engineer

Santa Clara, CA

AMD

4.0

Memory Subsystem Architect and Design Engineer

Santa Clara, CA

Is your resume a good match?

Use AI to find out how well the skills on your resume fit this job description.

Overview:

WHAT YOU DO AT AMD CHANGES EVERYTHING

Responsibilities:

THE ROLE:

THE PERSON:

KEY RESPONSIBILITIES:

Hardware Architecture and Bring up:

Lead the architecture and bring up of hardware systems and products involving next-gen memory subsystems.

Root Cause Analysis and Corrective Action:

Investigate, hand-on debug and resolve next-gen and legacy memory issues, including root cause analysis and corrective action.
Collaborate with IP and memory suppliers and vendors to resolve hardware-related issues.
Develop and implement corrective actions to prevent future hardware failures.

Design and Implementation of Improvements:

Identify opportunities for hardware improvements, second sourcing, and cost reductions.
Develop and implement test plans to validate hardware improvements.

Documentation and Knowledge Transfer:

Maintain and update technical documentation, including design documents, user manuals, and technical notes.
Collaborate with knowledge management teams to ensure knowledge transfer and retention.

Collaboration and Communication:

Collaborate with stakeholders, including product management, sales, and marketing, to understand customer requirements and market needs.

PREFERRED EXPERIENCE:

Extensive experience in hardware engineering, with a focus on next-generation DDR5/DDR4 memory systems.
Hands-on expertise in hardware troubleshooting, including component-level isolation, root cause analysis, repair, and rework.
Strong foundation in hardware design principles, including circuit design, PCB layout, and system integration.
Proficiency with hardware development tools, including CAD platforms (e.g., Altium, Cadence), simulation tools (e.g., SPICE), and scripting languages such as Python.
Solid understanding of hardware validation and test methodologies, including debugging and failure analysis.
Proficient in using memory test equipment, including logic and protocol analyzers.
Excellent communication and collaboration skills, with the ability to work effectively across cross-functional teams.
Strong analytical and problem-solving skills, with the ability to diagnose complex technical issues and deliver effective solutions.
Demonstrated ability to prioritize tasks, manage multiple projects, and consistently meet deadlines.

ACADEMIC CREDENTIALS:

Prefers MS in Electrical or Computer Engineering

This role is not eligible for visa sponsorship.

#LI-AG1

#LI-HYBRID

Qualifications:

Benefits offered are described: AMD benefits at a glance.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

See company reviews

Working here doesn’t have to be a secret

4.0

Recommend to a friend
Approve of CEO
CEO: Dr. Lisa Su
2,246 Ratings

Are you open to new opportunities?

11 AMD ASIC Layout/Design Engineer jobs in United States

Working here doesn’t have to be a secret

Working here doesn’t have to be a secret