Cadence Design Systems Design Verification Engineer interview questions

The questions were practical starting with digital question on FSMs , counters, ff, latches etc. Then verilog questions involving codes of blocking and non blocking assignments, questions on delays, regions , fork blocks etc. At last, SV questions were important and covered topics from OOPS, Random constraints and coverage