Two 45-minute interviews back-to-back without a break. One technical session and one coding session (Verilog or SystemVerilog). I got rejected after about two days, but I was still able to interview with other teams.
Interview questions [1]
Question 1
The first interview asked basic technical questions about logic design, STA and FSM etc. The second one was RTL coding for synchronous FIFO with depth=5