Design basic logic gates (AND, XOR) using a 2to1 mux. Write a module which will take clk as an input and output a clk divided by 3. Important to note that generated clock needs to be an output of the Flop.
Asic Design Engineer Interview Questions
811 asic design engineer interview questions shared by candidates
RTL coding related questions such as writing a simple FSM.
Visually Identify between combinational and squential elements
How can I estimate a new IP complexity and area without having any specific details yet?
Write a C++ function that returns the second largest number in an array
Write a function in C that reverses a linked list
Palindrome in C
Sequence FSM detector, with overlapping sequences
How to implement gates with mux
Intro and things worked on. Then he asked me deep about the project I was working on. Synchronous FIFO question. Wrote for 50 continuous cycle s in any 100 cycles but reading every alternate cycles. Depth reqd? How to design synch fifo ? How async fifo ? Is it possible to write and read from sync FIFO built using single port sram in same clock cycle ? Setup time and why we need it ? How will multiply by 63 ? Optimize way of finding the square of a number ? 1, 4, 9, 16, 25,
Viewing 531 - 540 interview questions