1. explain synthesis flow in ASIC 2. Explain STA and what tools do you use 3. significance of physically aware netlist over regular netlist 4. explain setup and hold time 5. how will you solve critical path problems using PT
Asic Engineer Interview Questions
1,318 asic engineer interview questions shared by candidates
Design sequence detector with logic circuit diagram
Designing a master-slave circuit for a particular output waveform.
How to debug a timing violation in the lab?
They asked me questions related to Static Timing Analysis. For example, things like calculating setup time and hold time slack for a path in a digital circuit.
Digital design basics, UVM structure, OOPs
Basic Verilog code questions, such as latch inferences, correct assignations (not mixing blocking/non blocking), FSM, etc
CDC and related concepts. Clock main issues, metastability, glitching, etc, and the possible solutions
How to implement accumulators, multipliers in digital domain?
Interview questions were on core electronics concepts. Digital electronics mainly
Viewing 1271 - 1280 interview questions