write code for generating clock of 50MHz frequency, with 5% jitter and duty cycle.
Asic Engineer Interview Questions
1,319 asic engineer interview questions shared by candidates
Explain PD flow? Questions on projects done before
Bus protocols like SPI, ARM etc
Can't remember.
Draw the contents of an asynchronous FIFO.
write assertions for the given timing diagram
Async. FIFO in verilog, with relatively detailed conceptual questions
Synthesis concepts - flow, different types of libraries, process corners, some PD basics etc.
Very thorough with the technical questions. Embedded, Vlsi, ASIC, Digital Logic.
Not much. A good preparation of electronics basics, verilog and C++ languages can easily get you through the test and interview.
Viewing 511 - 520 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer