Scripting questions on 2D hashes and asked for coding in perl/python. Basic questions on STA
Asic Verification Engineer Interview Questions
274 asic verification engineer interview questions shared by candidates
My previous experience, as well as a few mock examples related to verification and what my process would be
I don't remember the question clearly but something that had to do with implementing some methods in a (UVM-like) Scoreboard class.
Node insertion in linked list. Fibonacci series function, hardware to generate Fibonacci series, prime number generation hardware , STA concepts, clock domain crossing, use of synchronizes, skew and setup hold time violation.
Explain past work experience and Project details.
I can't say exactly but one SystemVerilog question was to implement a finite state machine given a certain output. Review sequence detectors.
All questions were related to my previous experience, testing methodology, and problem solving skills. They also asked some basic oo concepts
what do u know about virtual pages
pass by value, pass by ref, function in c for fibonacci, pattern detector fsm, pipeline hazard
Constraint randomization based question linking to AXI and memory filling
Viewing 211 - 220 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer