Check the awareness of applying pre and post randomization in variables in uvm_object.
Design Engineer Trainee Interview Questions
31,083 design engineer trainee interview questions shared by candidates
Digital IC design know how, coding.
Cross clock domain synchronization - Module A transmits @ 100 MHz and Module B accepts at 10 MHz. How will you manage the transactions?
Q. describe 2 projects in your portfolio
1st two interviewers : Volatile v/s Non Volatile memory (RAM/ROM) Basic Verilog questions like blocking v/s non-blocking, continuous vs procedural etc Explanation of all my FPGA/Verilog-related projects 2:1 MUX using basic gates Setup vs Hold, which is more important, why is it caused. metastability - how to fix it FIFO uses ASIC design flow How does synthesis happen Synchronisation vs Asynchronous clock 3rd Interviewer: Equation for power in a resistor Analysis of parallel LC circuit 2 i/p AND gate where each input is getting pwm of period 10. But on input B, an inverter of 1ms delay is attached. What's the resulting waveform? Is it practical to be used with a f/f Transfer characteristic of NOT gate Can NOT gate be used as an amplifier
How would you describe your working style?
Using LucidChart (or signing up for a free trial if you did not have it) create a document that tells us about yourself
Sequence detector
Describe yourself as an engineer.
Write the code for a asyc fifo
Viewing 1541 - 1550 interview questions