A question about managing branching methodology when dealing with IP cores.
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
how to balance the pipeline stage to achieve any specific time period?
Implement Coverage for given scenario
How do u rate in RTRT and ADA
C++ related Questions
UVM , system verilog and scoreboars related questions.
Write SV assertion for a req/ack protocol
Design a Flip Flop using transistors.
2nd phone interview: different methods for floating point multiplication.
Design scoreboard to compare dut and reference model.
Viewing 151 - 160 interview questions