related to projects and your role in the project
Verification Design Engineer Interview Questions
1,114 verification design engineer interview questions shared by candidates
Difference between AXI and AHB and based on AXi channels
Explain the I2C protocol
Describe the testbench you created for a particular project
Object overriding and overloading. Callbacks, mailboxes and semaphores
Exaplain about your project and entire data path of RISC V architecture
Discussed C++ Pointers. I was not expecting that topic. Also, Async Fifos, Dynamic Arrays in SV.
Q: What is the use of the factory in UVM?
Basic electronics question - 2:1 Mux, truthtable, DFF, FPGA design flow
Virtual Methods , Virtual classes and their difference in system verilog
Viewing 1041 - 1050 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer