Difference between protocols i2c,amba and abh abp
Verification Design Engineer Interview Questions
1,114 verification design engineer interview questions shared by candidates
C++ coding for LRU policy in cache memory design
Set up and Hold time, Latch and FIFO, FSM, String and Pointer in C,
What is boundary scan?
OOPS, SV, UVM and Cache
setup and hold time, flip-flop/latch design, how would you verify a design?
i have mentioned all the interview question above
Given a truth table, draw the corresponding diagram. I was also asked questions on level triggered/edge triggered (which one is safer...stuff like that). Code the solution in Verilog/VHDL.
Given a black box circuit and its truth table, use it to implement a NOT gate
Questions related to the work
Viewing 251 - 260 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer