Construct FSM that accepts the string 110
Verification Design Engineer Interview Questions
1,115 verification design engineer interview questions shared by candidates
Implement a random number generator in c++ and reduce the complexity, asked me to write the code
Difference between Nonblocking vs blocking assignments
Explain about FIFO, Clk generation, State machine
Given an array of N elements and an array of M elements, both sorted in ascending order, create an array C that combines A and B in ascending order.
On projects and sv uvm based Protocol knowledge on what we mentioned in resume
Asked me to tell about myself, past work I’ve done, what do I expect from my new team, manager, etc.
Questions on interface, clocking blocks, assertions, uvm, X propagation.
Dont remember much but mostly code deep dives and situational questions related to work.
Describe what a virtual function does?
Viewing 691 - 700 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer