What is the difference between Mealy and Moore machines?
Verification Design Engineer Interview Questions
1,114 verification design engineer interview questions shared by candidates
Uvm phasing process, different phases in uvm
What will you do if you made a big mistake?
Most Qs is very basic calculation and concept
FSM, Projects, Frequency multiplier, Data types
Introduce myself and previous experience
Questions were like: 1. Make 4:1 mux using 2:1 mux 2. Make and gate using 2:1 mux 3. Difference between asynchronous and synchronous reset. All the questions were like this only.
write code which returns error if we got 10 packets within 10 seconds
DSP, OOPs Concepts, Basics CMOS based concepts
What is the difference between SV function and Verilog function?
Viewing 881 - 890 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer