Write verilog code to generate a clock with 25% duty cycle , questions on case equality operator , basic gates using mux .
Verification Interview Questions
3,814 verification interview questions shared by candidates
Verilog, Protocols , System Verilog , UVM
How do you handle difficult customers
Why do you want to work at DTCC
How did you handle criticism of previous work?
What operating systems are you familiar with?
Why do you want to leave your current position?
java script for selection sorting
Question asked: SV -> function can take fork_join?y/n ->to find the bit to represent 4069 = 2^(x) or log 2 base (32) ->Malloc() ->write a integer queue : rand int q[$]; -> task and functions UVM: Sequencer- Driver connection phasing name 3 base class related question
Given a block of memory with a 32 * 32 DFF cells and a Read/Write input DATA_write input Address input DATA_read output 1. describe all faults the system could have in the design process 2. write a verification code in any language of your choosing to check if the system functions as it shooed
Viewing 2311 - 2320 interview questions