How do you reduce time complexity from O(n) to O(log2n) (for above subroutine)?
Asic Engineer Interview Questions
1,319 asic engineer interview questions shared by candidates
Draw a FSM sequence detector
Explain previous projects worked o
CDC and metastability and ways to implement synchronizer in circuit, also how to use asynchronous FIFO and the logic goes in building FIFO
1. Basics of CMOS. 2. FIFO 3. Digital Electronics.
Computer Architecture, FIFO depth calculation, how to design Power, Performance, or Area-efficient RTLs, also some questions regarding pipeline hazards.
Describe how you solved a problem on a project
Questions from OA will be asked
basic concept of pipeline state machine of sequence detector C program of a function about pattern replace
STA algorithms.
Viewing 1221 - 1230 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer