What are some ways for error testing/handling in software?
Design Verification Engineer Interview Questions
1,114 design verification engineer interview questions shared by candidates
What conflict is possible when you have a weak memory model and another memory location containing flags that indicate the status of another memory location (described above)
Knowledge on OOPs concept. encapsulation and polymorphism. Function overload or overriding - Virtual, and non virtual function . Given a transmission of send and recv of a signal from 1 to 15 timeslots, find latency of signal from send to recv and determine and min and max latency . Probably looking for knowledge in counter and loops and logical thinking in the short span
Verification plan for a given scenario, what are the possible ways we can verify.
What is the difference between calloc and malloc?
They asked: blocking, nonblocking statement, asked to write a code for a given circuit, then they asked about asynchronous, synchronous reset, how and where they are applied. In second round, they asked question based on processor design, FIFO, STA.
Phases in UVM, previous work experience and SV questions
Digital: What is digital electronics? What is a multiplexer and it's application How many latches are needed for building a flipflop Difference between latch and flipflops
differentiate between combinational and sequential.
Write a palindrome program in c language?
Viewing 191 - 200 interview questions