How to iterate through a binary tree
Design Verification Engineer Interview Questions
1,113 design verification engineer interview questions shared by candidates
Generate a 2Ghz clock and code the FSM (The one with the asynchronous reset) in verilog.
What did you do at your previous co-op employer?
What are populat ATPG algorithms?
A shunt voltage regulator made up of a voltage divider and a reverse biased zener diode. Plot the output voltage against the input.
Create an f/3 frequency counter at 50% duty cycle with an input clock frequency f
If I'll be comfortable to relocate
What Arduino Uno have you used for the Previous project and which software was used for that?
The questions mainly test how strong you are at tour basics and also your way of approach to the problem
Write a constraint expression for an 8-bit value with the same number of 1/0 bits
Viewing 31 - 40 interview questions