1. UVM phases and which is task and which is function
Design Verification Engineer Interview Questions
1,114 design verification engineer interview questions shared by candidates
Data Structures questions Bit allocation questions Stack and heap design questions.
Basics of verilog and sv
use non-blocking assignment to implement negative clock triggering SWAP in verilog, read the code
Even ask me many questions about C++ and OOP.
Protocol of Low Power design.
Basic UVM and scenario based questions
What would I like to work on?
difference between function and task
What did you learn from project X?
Viewing 561 - 570 interview questions