Digital design verilog etc etc etc
Design Verification Engineer Interview Questions
1,114 design verification engineer interview questions shared by candidates
Write Polymorphism code , Project discussion
Almost all questions were about my applied experience on verification. What kind of projects was I involved in. How would I handle a project under stress or time limits.
Difference between the wire , reg and logic Difference between task and function Program block Driver code for axi Coverage code Mux using gates Factory overriding Polymorphism and inhirtence Phases Callbacks In UVM PCIe questions
Q: What will you do when your boss is not here now and you need to decide some important cases?
Good VLSI Questions in the Interview
Differences btwn flip-flop and latch with timing diagram
How to synchronize a clock in two different time domain? Hold/setup time violation and how to fix? Questions from timing analysis
What is object-oriented programming? Does C programming object oriented ?
What is setup time?
Viewing 571 - 580 interview questions