1. What is actually happen from moving the mouse physically to the the cursor moves? 2. Follow up the question 1, asking you to explain some OS questions, like what is interrupt.
Design Verification Engineer Interview Questions
1,114 design verification engineer interview questions shared by candidates
An ant is in the one corner of a 1m by 1m by 1m cube. What is the shortest distance the ant has to cover if it needs to travel to the furthest corner, assuming that it can only travel along the floor/walls?
Basics of digital, verilog, system verilog and uvm.
Given a function in C++, describe the intended purpose, what it returns, and fix the code so it actually returns what it is meant to return.
What are the types of assertions in System Verilog? What is a linked list?
Given this design and their features, explain how you would build a UVM testbench to verify it.
Design a full adder using MUX
What is a state machine?
A router transmits the data. If the data is destined for same address then the packets should arrive in the same order as it is transmitted. The packet sent second is not allowed to overtake the one sent first. But if the packets are destined for different address it can overtake the other packet. How will you verify this design. The packet does not contain any ID.
test bench architecture tesplan and verification
Viewing 601 - 610 interview questions