Design a counter in Verilog
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
what is polymorphism .arraymethods, inheritance,encapsulation,blocking and nonblocking ,fork join,none,any , mux,verilog fsm
Circuit design, Flip flap, Boolean logic, control logical gates etc
Basic questions related to System Verilog and UVM
write a Verilog code of FIFO design
Tomasulo algorithm and resume project/ experience
I Am Trained Asic Verification Engineer.. They Ask Some Digital Electronics Questions.. They Will Judge You On Basis Of Your Digital Electronics Knowledge .. Even They Didn't Ask Me A Single Question From Verilog, System Verilog And UVM ... Which I Know Batter .. I AM Not Good In Digital Electronics
Design a Neural Network for a system.
1. Memory design and block diagram 2.Verilog programming 3.C++ (oops concepts) 4.SV & UVM components
Difference between 8085MP and 8086
Viewing 221 - 230 interview questions