Uvm factory mechanism System verilog basics
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
there is nothign most difficult . if u dont know jst say "i dont know".
SV and UVM basics Logical questions
They asked about more on verilog coding, system verilog data types, uvm phases. Constraints, assertions and mathematical questions
What is the difference between a bipolar transistor and a mos transitor ?
Design the basic gates using 2:1 mux?
I have prepared to my interview
Tell me about uart protocol which I mentioned in resume
Digital design and verilog questions
Aptitude and technical were asked
Viewing 411 - 420 interview questions