Was asked to draw a circuit with flip flops and calculate setup time and hold time of the circuit
Soc Design Engineer Interview Questions
114 soc design engineer interview questions shared by candidates
Talk about your experience in your previous company
CDC- slow to fast, fast to slow crossing. Sycn FIFO and ASycn FIFO - Differences
basics of cmos inverter, digital circuits, verilog, RTL to GDSll flow.
UVM Concepts and Work Experience of previous project
LRU policy, programming, state machine encoding
Pick a recent project to present
Prepare well for the interview
Basic Verilog questions, FSM, Synchronizers, Clock Domain Crossing, Sequence detectors, Clock divider circuits, FIFO, Async FIFO, Circuit to detect the number of 1's using adders and then using only combinational logic, Transpose a Matrix using C. I was asked to code on almost all of the topics mentioned above.
FIFO Depth, SV assertions, Multi-threading and OOP concepts
Viewing 91 - 100 interview questions