Some system verilog Questions
Soc Design Engineer Interview Questions
114 soc design engineer interview questions shared by candidates
Draw an XOR out of NAND gates, logic minimalization, draw FSM for given signals and how many flip flops are needed to implement the design?
Basically covered VLSI basics, ASIC flow basics (each step) and scripting. Friendly chat for behavioral interview.
CMOS inverter questions. Power related questions
Area of the design in my past project. Best design practices. Antenna effects.
Pseudo code for MUX Setup and hold time
Program to differentiate even and odd number Draw and explain NOT and NAND gate Draw a stick diagram for NOT gate Find ways to make NAND gate a NOT gate Explain methods of verifying your design, such as DFT Scan path.
been too long dont remember any questions
What are Setup Time and Hold time violations and how to fix them?
Resume shortlist were there Digital design questions were there Sta questions were there Verilog questions were there Computer architecture questions were there Device physics questions were there Some puzzles were there Hr questions were there
Viewing 101 - 110 interview questions