Current project architecture and role. SV and UVM related. SV constraint, coverage, assertions. UVM architecture and flow. Verification strategy related.
Asic Design Verification Engineer Interview Questions
105 asic design verification engineer interview questions shared by candidates
Write TB for one of the projects from past experience . Describe its features and implement DUT interface connections and build TB on whiteboard .
What's your name , is it [name] ?
There are block box modules, and you know nothing about what they are doing, behaior, output, input. Can you create a verification TB for it?
They mostly concentrated on sv , uvm
Regarding Technical skills I don't have any difficulties and regarding job location to change from Bangalore can be difficult
Debugging scenarios of latest project
What is Setup time and Hold Time? Verilog and C syntax related Questions. Questions of Digital Electronics
Call uvm_agent function from uvm_sequence to display "hello world"
Describe your previous work experience
Viewing 81 - 90 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer