Difference between blocked and non blocked.
Design Verification Engineer Interview Questions
1,114 design verification engineer interview questions shared by candidates
About the coverage closure activity in verification.
STA Digital design FSM Sequential circuits etc..
what is clock domain crossing?? How we can avoid it? most of the questions related to my resume.
what is clock domain crossing? how we can avoid it. questions from resume
1. 30 mins phone screening about my resume and my background. 2. a) fill out a truth table for 4 to 1 mux. b) implement an 8 to 1 mux with 3 given 4 to 1 mux. c) 1)Given few declared variables in a struct C/C++, calculates the total number of bits that allocate and occupy in the memory. EX. ..... char hello; uint_32 hi[5];....... ANS: total bits of memory require = 8 + 32 * 5 = 168 bits. 2) Imagine that an HDL code is sending 168 bits of data to the two variables in struct C/C++. Fill out the bit length of each variable. ANS: hello[7:0] and hi[167:8]. Very easy questions.
Only behavior questions, nothing technical
Past experience Projects and day to day work Some SV UVM questions
Implement a 4-bit counter in SV.
* find if a string is a palindrome
Viewing 821 - 830 interview questions